LOW LEAKAGE CHARGE RECYCLING TECHNIQUE FOR POWER MINIMIZATION IN CNTFET CIRCUITS
نویسندگان
چکیده
منابع مشابه
A low power charge-recycling ROM architecture
A new low power charge recycling ROM (CR-ROM) architecture is proposed. The CR-ROM uses charge-recycling method [4] in bit lines of ROM to save the power consumption. About 90% of the total power used in the ROM is consumed in bit lines [1]. With the proposed method, power consumption in ROM bit lines can be reduced asymptotically to zero if the number of bit lines is infinite and the sense amp...
متن کاملGlitch Power Minimization Techniques in Low Power VLSI Circuits
Due to miniaturization of circuits mobility degradation, velocity saturation and power dissipation issues are critical in the design of VLSI circuits. In this paper various techniques to minimize power dissipation due to glitches are discussed. Total power consumption consists of two major parts like static power consumption and dynamic power consumption. In the total power, the static power is...
متن کاملCharge Recycling Differential Logic (CRDL) for Low Power Application
A novel logic family, called charge recycling differential logic (CRDL), has been proposed and analyzed. CRDL reduces power consumption by utilizing a charge recycling technique with the speed comparable to those of conventional dynamic logic circuits. It has an additional benefit of improved noise margin due to inherently static operation. The noise margin problem of true single-phase-clock la...
متن کاملSubthreshold leakage control techniques for low power digital circuits
Scaling and power reduction trends in future technologies will cause subthreshold leakage currents to become an increasingly large component of total power dissipation. As a result, new techniques are needed in order to provide high performance and low power circuit operation. This dissertation develops new circuit techniques that exploit dual threshold voltages and body biasing in order to red...
متن کاملLow Power Asynchronous UP Counter using CNTFET
In many applications counter is used to divide input clock to produce output, the frequency of the output is the divide by N times of the input clock frequency. Due to these reasons ripple counters can be used as frequency dividers to reduce a high clock frequency down to a more usable value for use in digital clocks and timing applications. In many applications such as ultra low power digital ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Acta Polytechnica
سال: 2019
ISSN: 1805-2363,1210-2709
DOI: 10.14311/ap.2019.59.0024